Uploaded image for project: 'OpenShift Bugs'
  1. OpenShift Bugs
  2. OCPBUGS-71194

4.22 PTP Daemon Dual card T-BC after reboot takes a long time to lock

XMLWordPrintable

    • Icon: Bug Bug
    • Resolution: Unresolved
    • Icon: Normal Normal
    • 4.22.0
    • 4.22.0
    • Networking / ptp
    • None
    • None
    • False
    • Hide

      None

      Show
      None
    • None
    • Critical
    • None
    • None
    • None
    • None
    • None
    • None
    • None
    • None
    • None
    • None

      Description of problem:

      4.21 PTP Daemon Dual card T-BC after reboot takes a long time to lock

      Version-Release number of selected component (if applicable):

      4.20.0-202509080953    

      How reproducible:

          100%

      Steps to Reproduce:

          1.Reboot the node
          2.Shortly after booting the DPLL will perform a single offset correction, and stop.
          3.Clock never locks.
          

      Actual results:

      [kni@registry.kni-qe-79 dpopsuev]$ oc -n openshift-ptp logs ds/linuxptp-daemon linuxptp-daemon-container -f | grep "setting phase" | grep ens2
      I1202 16:43:45.920159    9569 dpll.go:391] setting phase offset to 187614597 ns for clock id 5799633565433967420 iface ens2f0
      I1202 16:43:47.522094    9569 dpll.go:391] setting phase offset to 187614715 ns for clock id 5799633565433967420 iface ens2f0
      I1202 16:43:48.062729    9569 dpll.go:391] setting phase offset to 14 ns for clock id 5799633565433967420 iface ens2f0
      I1202 16:43:49.133005    9569 dpll.go:391] setting phase offset to 111 ns for clock id 5799633565433967420 iface ens2f0
      I1202 16:43:50.190744    9569 dpll.go:391] setting phase offset to 190 ns for clock id 5799633565433967420 iface ens2f0
      I1202 16:43:51.259971    9569 dpll.go:391] setting phase offset to 254 ns for clock id 5799633565433967420 iface ens2f0
      I1202 16:43:52.333338    9569 dpll.go:391] setting phase offset to 307 ns for clock id 5799633565433967420 iface ens2f0
      I1202 16:43:53.391045    9569 dpll.go:391] setting phase offset to 349 ns for clock id 5799633565433967420 iface ens2f0
      I1202 16:43:54.470272    9569 dpll.go:391] setting phase offset to 383 ns for clock id 5799633565433967420 iface ens2f0
      I1202 16:43:55.539213    9569 dpll.go:391] setting phase offset to 411 ns for clock id 5799633565433967420 iface ens2f0
      I1202 16:43:56.078879    9569 dpll.go:391] setting phase offset to 434 ns for clock id 5799633565433967420 iface ens2f0
      I1202 16:43:56.495266    9569 dpll.go:391] setting phase offset to 434 ns for clock id 5799633565433967420 iface ens2f0
      I1202 16:43:56.518148    9569 dpll.go:391] setting phase offset to 434 ns for clock id 5799633565433967420 iface ens2f0
      I1202 16:43:56.648659    9569 dpll.go:391] setting phase offset to 0 ns for clock id 5799633565433967420 iface ens2f0
      
      DPLL stops reporting

      Expected results:

          Steady stream of DPLL corrections until reaching the threshold.

      Additional info:

      By killing the pod the DPLL returns to function as intended, and the clock finally locks.    

              vgrinber@redhat.com Vitaly Grinberg
              rh-ee-dpopsuev Daniel Popsuevich
              None
              None
              Daniel Popsuevich Daniel Popsuevich
              None
              Votes:
              0 Vote for this issue
              Watchers:
              4 Start watching this issue

                Created:
                Updated: